

UTILITY PATENT APPLICATION TRANSMITTAL

Submit an original and a duplicate for fee processing
(Only for new nonprovisional applications under 37 CFR §1.53(b))

ADDRESS TO:

**Assistant Commissioner for Patents
Box Patent Application
Washington, D.C. 20231**

Attorney Docket No. 400762/AOYAMA

First Named Inventor Satoshi Suzuki

APPLICATION ELEMENTS

1. Transmittal Form with Fee
2. Specification (including claims and abstract) [Total Pages 55]
3. Drawings [Total Sheets 19]
4. Combined Declaration and Power of Attorney [Total Pages 3]
 - a. Newly executed
 - b. Copy from prior application
[Note Box 5 below]
 - i. Deletion of Inventor(s) Signed statement attached deleting inventor(s) named in the prior application
5. Incorporation by Reference: The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program
7. Nucleotide and/or Amino Acid Sequence Submission
 - a. Computer Readable Copy
 - b. Paper Copy
 - c. Statement verifying above copies

ACCOMPANYING APPLICATION PARTS

8. Assignment Papers (cover sheet and document(s))
9. Power of Attorney
10. English Translation Document (if applicable)
11. Information Disclosure Statement (IDS)
 - Form PTO-1449
 - Copies of References
12. Preliminary Amendment
13. Return Receipt Postcard (Should be specifically itemized)
14. Small Entity Statement(s)
 - Enclosed
 - Statement filed in prior application; status still proper and desired
15. Certified Copy of Priority Document(s)
16. Other:

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information in (a) and (b) below:

(a) Continuation Divisional Continuation-in-part of prior application Serial No.

Prior application information: Examiner ; Group Art Unit:

(b) Preliminary Amendment: Relate Back - 35 USC §120. The Commissioner is requested to amend the specification by inserting the following sentence before the first line:

"This is a continuation divisional of copending application(s)

Serial No. , filed on .

International Application , filed on , and which designates the U.S."

APPLICATION FEES

BASIC FEE				\$690.00
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	
Total Claims	17	-20=	0	x \$18.00 \$
Independent Claims	2	- 3=	0	x \$78.00 \$
<input type="checkbox"/> Multiple Dependent Claims(s) if applicable			+\$260.00 \$	
Total of above calculations =				\$690.00
Reduction by 50% for filing by small entity =				\$()
<input checked="" type="checkbox"/> Assignment fee if applicable			+ \$40.00 \$40.00	
TOTAL =				\$730.00

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. 400762/AOYAMA

18. Please charge my Deposit Account No. 12-1216 in the amount of \$.

19. A check in the amount of \$730.00 is enclosed.

20. The Commissioner is hereby authorized to credit overpayments or charge any additional fees of the following types to Deposit Account No. 12-1216:

- Fees required under 37 CFR §1.16.
- Fees required under 37 CFR §1.17.


21. The Commissioner is hereby generally authorized under 37 CFR §1.136(a)(3) to treat any future reply in this or any related application filed pursuant to 37 CFR §1.53 requiring an extension of time as incorporating a request therefor, and the Commissioner is hereby specifically authorized to charge Deposit Account No. 12-1216 for any fee that may be due in connection with such a request for an extension of time.

23. CORRESPONDENCE ADDRESS



23548

PATENT TRADEMARK OFFICE

Name	Jeffrey A. Wyand
Signature	
Date	July 1, 2000

ApTmI (Rev. 5/3/2000)

Patent
Attorney Docket No. 400762

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

SUZUKI et al.

Serial No.: Unassigned Art Unit: Unassigned

Filed: July 11, 2000 Examiner: Unassigned

For: SEMICONDUCTOR
DEVICE AND PROCESS
FOR MANUFACTURING
THE SAME

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D. C. 20231

Dear Sir:

Prior to examination, Applicants request that the referenced patent application be amended as shown below.

IN THE SPECIFICATION

Page 1, line 14, change "communication" to --communications--
line 16, delete "the" (second occurrence);
line 19, delete "type";

Page 2, line 4, change "in parallel in" to --parallel to--;
line 13, change "gage" to --gate--;
line 23, change "laid therebetween" to --located therebetween,--;

Page 3, line 6, change "plating" to --plated--;
delete "formed";
line 19, change "are" to --is--;

Page 4, line 10, delete "in";
line 11, change "therewith" to --thereto--;
line 13, change "plating" to --plated--;
lines 22-23, delete "to be flown";
line 23, change "withstanding" to --withstand--;

Page 5, line 16, delete "fairly";

Page 6, line 1, change "in a" to --to the--;
line 14, change "X-axial" to --X-axis--;
line 18, change "formed" to --located--;
line 20, change "X-axial" to --X-axis--;
line 23, change "X-axial" to --X-axis--;

line 24, change "in" (first occurrence) to --to--;

lines 24-25, change “X-axial” to --X-axis--;

Page 7, line 11, change “problem” to --problems--;

line 14, change “designing” to --design--;

line 16, change “by” to --using--;

Page 18, line 3, change “composes” to --is--;

line 4, change “PHS” to --phased heat sink (PHS)--;

after "of" insert --a--;

line 5, change "high" to --of high power--;

line 13, delete "a";

change “shows an” to --is--;

line 14, delete “feature”;

line 16, delete "both of";

line 17, delete "on each other";

line 21, delete "formed in";

line 24, change “in parallel with” to --parallel to --;

Page 19, line 1, change "through" to --across--;

line 8, change “X-axial” to --X-axis--;

line 24, delete “formed”.

IN THE CLAIMS

1. (Amended) A semiconductor device comprising:

(a) a semiconductor substrate having a first surface and a second surface;

(b) an active region [formed] on the first surface of the substrate;

(c) a first semiconductor element [formed on] in the active region, including

first and second channel regions [formed so that the] having width

directions [of the channel regions are] substantially perpendicular to each other,

a first source electrode and a first drain electrode, [which are formed]

adjacent to the first and second channel regions and opposing [to] each other with the first
and second channel regions therebetween, and [which are] in ohmic contact with the

active region, and

a first gate electrode [which is formed] on the first and second channel
regions and along the first source electrode and the first drain electrode, and [which is]
bent at at least one bending position; and

(d) a second semiconductor element [formed] on the active region [so as to be]
adjacent to the first semiconductor element, including

third and fourth channel regions [which are formed] adjacent to the
first and second channel regions, respectively, with one of the first source electrode [or]
and the first drain electrode therebetween,

one of a second source electrode [or] and a second drain electrode
[which is formed] opposing the first drain electrode or the first source electrode [through]

across the third and fourth channel regions, and [which is] in ohmic contact with the [surface of the] active region, and

a second gate electrode [which is formed] on the third and fourth channel regions and along one of the second source electrode [or] and the second drain electrode, and [which is] bent at at least one bending position.

Claim 2 (Amended), line 3, delete “composed of”;

line 5, change “are arranged” to --lie--;

line 6, delete “in”;

change “the” to --a--.

3. (Amended) The semiconductor device according to claim 1, further comprising:

a source-drawing wire [which is formed] on the first source electrode and along the first source electrode;

a source common wire connected to the source-drawing wire;

a drain-drawing wire [which is formed] on the first drain electrode and along the first drain electrode;

a drain common wire connected to the drain-drawing wire; and

a gate common wire connected to the first gate electrode, wherein the drain common wire is [formed opposing] opposite the source common wire and the gate common wire [through] across the active region, and wherein the source-drawing wire is

connected to the source common wire through an air bridge extending across the gate common wire.

Claim 4 (Amended), line 2, delete “:”;
line 3, delete “formed”.

Claim 5 (Amended), line 2, change “is formed in the” to --has a--;
line 5, after “the” insert --first--;
line 6, delete “formed”;
line 7, delete “formed”;
after “the” insert --first--.

Claim 6 (Amended), line 2, delete “:”;
line 3, delete “formed”.

8. (Amended) The semiconductor device according to claim 5, wherein the first gate electrode has two bending positions at which the [bending directions of] first gate electrode is bent, the first gate electrode [are reversed to each other] being bent in opposite directions at the two bending positions, and wherein the second gate electrode has [such] two bending positions at which the second gate electrode is bent so that [allow] the second gate electrode [to extend] extends substantially [in parallel with] at a uniform spacing from the first gate electrode.

Claim 9 (Amended), line 3, delete “formed in”;
change “with” to --to--;
line 4, change “which is formed on the” to --at a--;
line 5, change “the” (second occurrence) to --a--.

Claim 10 (Amended), line 2, change “made of” to --an--;
line 4, after “compound” insert --semiconductor material--.

Claim 11 (Amended), line 3, after “share” insert --one of--;
change “or” to --and--.

Claim 12 (Amended), line 2, change “in” to --at--;
lines 2-3, change “vertical direction” to --right angle--;
line 3, change “the” to --a--.

Claim 13 (Amended), line 2, change “the” (first occurrence) to --an--;
change “by the” to --between a--;
line 3, change “the” (first occurrence) to --a--.

14. (Amended) A process for manufacturing a semiconductor device, comprising
[the steps of]:

[setting] providing a semiconductor substrate having a first surface and a second surface,

forming an active region on the first surface of the substrate,

forming a first channel region and a second channel region [on] in the active region so that [the] width directions of [both channels] the first and second channel regions are substantially perpendicular to each other,

forming a gate electrode on the first and second channel regions so that the gate electrode bends at a bending position and extends along the first and second channel regions, and

forming a source electrode and a drain electrode substantially [in] parallel [with] to the gate electrode so that the source electrode and the drain electrode oppose [to] each other [through] across the first and second channel regions.

Claim 15 (Amended), line 2, delete "the step of".

16. (Amended) The process according to claim 14, further comprising [the steps of]:

forming a conductive film on the second surface of the semiconductor substrate, and

forming a via-hole penetrating the semiconductor substrate and electrically connecting the source electrode to the conductive film through the via-hole [penetrating the semiconductor substrate].

In re Appln. of Suzuki et al.
Serial No. Unassigned

IN THE ABSTRACT

Please replace the existing Abstract of the Disclosure with the appended Abstract of the Disclosure.

REMARKS

The foregoing changes are made to improve the form of the patent application.
No new matter has been added and entry is respectfully requested.

A favorable Action on the merits is solicited.

Respectfully submitted,

LEYDIG, VOIT & MAYER

Jeffrey A. Wyand,
Registration No. 29,458

Suite 300
700 Thirteenth Street, N. W.
Washington, D. C. 20005
Telephone: (202) 737-6770
Facsimile: (202) 737-6776
Date: July 11, 2000
JAW:cmcg

ABSTRACT OF THE DISCLOSURE

An inexpensive and small-sized semiconductor device with high power output performance includes a semiconductor substrate; an active region on the semiconductor substrate; first and second channel regions on the active region so that width directions of the first and second channel regions are substantially perpendicular to each other, bent gate electrodes on the first and second channel regions; and source electrodes and drain electrodes on opposite sides of the bent gate electrodes.

Semiconductor Device and
Process for Manufacturing the Same

BACKGROUND OF THE INVENTION

5 1) Technical field of the Invention

The present invention relates to a semiconductor device, particularly an inexpensive, small-sized and high-output semiconductor device, and a process for manufacturing the same.

10 2) Description of Related Arts

Field-effect transistors (FET) using compound semiconductors such as gallium arsenide (GaAs) and the like have been conventionally used as the main devices of equipment for use in satellite and mobile communication 15 because of their high frequency and high output characteristics. With the recent drastic advance in the information technology, further improvement in performance, cost and size are demanded for FETs.

Figs. 17 and 18 show a conventional discrete type 20 high-output multi-finger FET chip (200) for use in a transmission amplifier for mobile communication. The FET chip (200) has a rectangular substrate (202) formed of semi-insulating gallium arsenide. An insulating region (204) and an active region (206), not overlapped on each 25 other, are formed on one surface of the substrate (202)

(the upper side in Fig. 18). A number of FET elements (hereinafter referred to as "FET units") are formed on the active region (206). The FET unit includes a narrow gate electrode (208) which extends in parallel in the direction 5 of the shorter edge of the FET chip (200) (in the Y-axial direction in Fig. 17), a source wire (210) and a drain wire (212). The gate electrode (208) is directly formed at a regular interval on the substrate (202). On the other hand, the source wire (210) and the drain wire (212) are arranged 10 on the substrate (202) through a source electrode (226) and a drain electrode (228), respectively, and the source wire (210) and the drain wire (212) are opposed to each other through the gage electrode (208).

The gate electrode (208) is electrically 15 connected to a gate feeder (222) which is arranged along the longer edge of the substrate (202). The gate feeder (222) is electrically connected to a gate pad (214) which is arranged on a portion of the insulating region adjacent to one of the longer edges of the substrate (202). A 20 source pad (216) is arranged between each of adjacent gate pads (214). The source pad (216) and the source wire (210) are electrically connected to each other through an air bridge (210f) which is laid therebetween above the gate feeder (222). On the other hand, the drain wire (212) is 25 electrically connected to a drain pad (218) which is

arranged on a portion of the insulating region adjacent to another longer edge of the substrate (202).

A via-hole (220) penetrating the substrate (202) is formed in each of the source pads (216), and through 5 this via-hole (220), each of the source pads (216) is electrically connected to a gold plating layer (232) formed on the other side of the substrate (202).

In the FET chip (200) thus constructed, a current supplied to the source pad (216) passes through the source 10 wire (210), the source electrode (226), a portion of the active layer adjacent to the gate electrode (208), namely a channel (230), the next drain electrode (228), and further the drain pad (218) through the drain wire (212). At this stage, by increasing or decreasing the voltage applied to 15 the gate electrode (208), the current flowing from the source pad (216) to the drain pad (218) can be varied.

The FET chip (200) also has a plurality of gate electrodes (208) which are arranged in parallel. The total width of the plurality of gate electrodes (208) are very 20 wide, so that the FET chip (200) can generate high output when a great amount of current is allowed to pass therethrough.

Specifically, the FET chip (200) shown in Fig. 17 is used in an amplifier of a frequency of 1 to 2 GHz and an 25 output power of 100 watts. In this case, each of the gate

electrodes (208) is about 900 μm in width. There are arranged one hundred gate electrodes (208), and thus, the total width of the gate electrodes (the length of the gate layer) is about 100 mm.

5 Figs. 19 and 20 show a high output FET chip (250) having a source island via-hole (SIV) structure provided with a heat sink. In this FET chip (250), two source electrodes (226) are arranged in parallel between each of adjacent gate electrodes (208). A slot-like via-hole (220) 10 is formed between two source electrodes (226) in parallel therewith, and through this via-hole (220), the two source electrodes (226) are electrically connected to a gold plating layer (232) which is provided on the reverse surface of the substrate (202) as a heat sink for releasing 15 heat.

The gold plating layer (232) can be used as an earth electrode. In this case, the distance between the source electrode (226) and the earth becomes shorter, so that the parasitic inductance is decreased. Therefore, the 20 FET chip (250) is particularly suited for use in a high frequency range.

It is needed to increase the drain current to be flown and/or to improve the withstanding voltage of the FET chip (200) between the gate and the drain in order to 25 enhance the output features of the foregoing FET chip (200).

The withstanding voltage between the gate and the drain varies depending upon the withstanding voltage of each of the FET units. On the other hand, in order to increase the drain current, it is necessary to increase the total width 5 of the gate electrodes. Then, in order to increase the total width of the gate electrodes, it is necessary to increase the number of FET units and the width of the gate electrode of the FET units. In this case, there arises a new problem in that the size of the FET chip becomes larger.

10 There are several restrictions in decreasing the size of the FET chip. This will be described in detail hereinafter. A large current flows between the source and the drain. For example, during an operation, alternating current flows between the source and the drain, and an 15 average current per unit width of the gate is about 200 mA/mm, and the maximal current is fairly larger than the average current. To allow the maximal current to flow, certain widths are needed between the source electrode (226) and the drain electrode (228), and between the source 20 wire (210) and the drain wire (212).

However, the FET chip (200) shown in Figs. 17 and 18 has a problem in that, while it is possible to allow a comparatively large current to flow to the source wire (210) in contact with the source electrode (226) and to the 25 drain wire (212) in contact with the drain electrode (228),

there is a limit in a current which flows to the air bridge (210f) because the section of the air bridge (210f) for connecting the source wire (212) to the source pad (216) is small. Therefore, the allowable current of the FET chip 5 (200) is determined depending on the allowable current of the air bridge (210f).

In addition, the thickness of the air bridge (210f) is as comparatively high as several micrometers. Therefore, it is difficult to narrow the interval between 10 each of adjacent air bridges (210f) (in other words, to increase the width of the air bridge (210f)) when the thickness of a photoresist layer for forming the air bridge (210f) is increased. For this reason, it is not easy to narrow the width of the FET chip (200) in the X-axial 15 direction in Fig. 17.

Also, the FET chip (250) shown in Figs. 19 and 20 has the following problem. As mentioned above, a via-hole (210) is formed between a pair of source electrodes (226). In order to form such a via-hole (210), it is necessary for 20 the FET chip (250) to have a certain length in the X-axial direction in Fig. 20. Therefore, to achieve high output from the FET chip (250), the FET chip (250) must have a certain length in the X-axial direction. Thus, there is a limit in decreasing the length of the FET chip in the X- 25 axial direction.

In this regard, the high output FETs having heat sink structures are already described in Japanese Kokoku Patent Publication Nos. 7-77265 and 8-21598. However, these semiconductor devices are not intended to have 5 smaller dimensions by an optimized arrangement of semiconductor elements which compose the semiconductor devices.

SUMMARY OF THE INVENTION

10 The present invention is addressed to those aforementioned problem, the object of the present invention is to provide a high output semiconductor device in which the area of the chip is diminished without any change in the conventional designing rules. The second object of the 15 present invention is to provide a process for constructing a small-sized and high output semiconductor device by simple steps.

In order to achieve the foregoing subject matters, the present invention provides a semiconductor device which 20 comprises:

- (a) a semiconductor substrate having a first surface and a second side;
- (b) an active region formed on the first surface of the substrate;
- 25 (c) a first semiconductor element formed on the

active region, including

first and second channel region formed so that the width directions of the channels are substantially perpendicular to each other,

5 a first source electrode and a first drain electrode, which are formed adjacent to the first and second channel regions and opposing to each other with the first and second channel regions therebetween, and which are in ohmic contact with the active region, and

10 a first gate electrode which is formed on the first and second channel regions and along the first source electrode and the first drain electrode, and which is bent at least one bending position; and

15 (d) a second semiconductor element formed on the active region so as to be adjacent to the first semiconductor element, including

20 third and fourth channel regions which are formed adjacent to the first and second channel regions, respectively, with the first source electrode or the first drain electrode therebetween,

25 a second source electrode or a second drain electrode which is formed opposing the first drain electrode or the first source electrode through the third and fourth channel regions, and which is in ohmic contact with the surface of the active region, and

a second gate electrode which is formed on the third and fourth channel regions and along the second source electrode or the second drain electrode, and which is bent at least one bending position.

5 It becomes possible to increase the width of the gate without increasing the length of the shorter side of the active region, by employing the above structure.

Also, the present invention provides a semiconductor device according to the foregoing 10 semiconductor device and characterized in that the source electrode and the drain electrode are composed of band electrodes, and that the bending position of the first gate electrode and the bending position of the second gate electrode are arranged on a straight line substantially in 15 parallel with the longer side of the active region.

It becomes possible to increase the width of the gate without increasing the length of the shorter side of the active region in a multi-finger simple PHS type FET, by employing the above structure.

20 Also, the present invention provides a semiconductor device according to the foregoing semiconductor device and characterized in that the following are further comprised of:

25 a source-drawing wire which is formed on the source electrode and along the source electrode;

a source common wire connected to the source-drawing wire;

a drain-drawing wire which is formed on the drain electrode and along the drain electrode;

5 a drain common wire connected to the drain-drawing wire; and

a gate common wire connected to the gate electrode,
wherein the drain common wire is formed opposing the source
common wire and the gate common wire through the active
10 region, and wherein the source-drawing wire is connected to
the source common wire through an air bridge across the
gate common wire.

It becomes possible to lessen ununiformity in
electric operation by employing the above structure.

15 Also, the present invention provides a semiconductor
device according to the foregoing semiconductor device and
characterized in that insulating regions are formed on the
semiconductor substrate and under the bending position of
the first gate electrode and the bending position of the
20 second gate electrode.

It becomes possible to reduce the concentration
of electric field around the bending position of the gate
electrode, by employing the above structure.

Also, the present invention provides a
25 semiconductor device according to the foregoing

semiconductor device and characterized in that the first source electrode is formed in the rectangular shape, two sides of which are adjacent to the first and second channel regions, respectively, and that the source electrode is 5 connected to a conductive film formed on the second surface of the semiconductor substrate, through a via-hole formed in the source electrode.

It becomes possible to increase the width of the gate without increasing the shorter side of the active 10 region also in a FET having SIV structure, by employing the above structure. In addition, the area of the source electrode can be reduced, so that the semiconductor device can be constructed at high density.

Also, the present invention provides a 15 semiconductor device according to the foregoing semiconductor device and characterized in that insulating regions are formed on the semiconductor substrate and under the bending position of the first gate electrode and the bending position of the second gate electrode.

It becomes possible to reduce the concentration 20 of electric field around the bending position of the gate electrode, by employing the above structure.

Also, the present invention provides a 25 semiconductor device according to the foregoing semiconductor device and characterized in that the

insulating region is formed so that the width of the first or second channel region is narrower than the width of the source electrode adjacent to the channel region.

It becomes possible to electrically neutralize 5 the corner of the source electrode by employing the above structure, so that the concentration of electric field on the corner of the source electrode can be prevented.

Also, the present invention provides a semiconductor device according to the foregoing 10 semiconductor device and characterized in that the first gate electrode has two bending positions at which the bending directions of the first gate electrode are reversed to each other, and that the second gate electrode has such two bending positions that allow the second gate electrode 15 to extend substantially in parallel with the first gate electrode.

The gate pad and the drain pad can be formed on the same surface of the semiconductor substrate, and thus, the construction of the semiconductor device becomes easy.

20 Also, the present invention provides a semiconductor device according to the foregoing semiconductor device and characterized in that the first gate electrode and the second gate electrode are arranged in parallel with each other and are connected to a common 25 pad electrode which is formed on the bending position of

the first gate electrode and the bending position of the second gate electrode.

It becomes possible to prevent a decrease in the high frequency features which occurs when the gate width is 5 increased, by employing the above structure.

It is preferable that the semiconductor substrate is made of electrically isotropic compound.

Also, the present invention provides a 10 semiconductor device according to the foregoing semiconductor device and characterized in that the first gate electrode and the second gate electrode share the first source electrode or the first drain electrode.

Also, the present invention provides a 15 semiconductor device according to the foregoing semiconductor device and characterized in that the first gate electrode is bent in a vertical direction at the bending position.

Also, the present invention provides a 20 semiconductor device according to the foregoing semiconductor device and characterized in that the angle formed by the width direction of the first gate electrode and the longer side direction of the active region is substantially 45°.

In another aspect, the present invention provides 25 a process for manufacturing a semiconductor device, which

comprises the steps of:

setting a semiconductor substrate having a first surface and a second surface,

5 forming an active region on the first surface of the substrate,

forming a first channel region and a second channel region on the active region so that the width directions of both channels are substantially perpendicular to each other,

10 forming a gate electrode on the first and second channel regions so that the gate electrode bends at a bending position and extends along the first and second channel regions, and

15 forming a source electrode and a drain electrode substantially in parallel with the gate electrode so that the source electrode and the drain electrode oppose to each other through the first and second channel regions.

By employing the above process, a small-sized semiconductor device can be manufactured by simple steps.

Also, the present invention provides a process
20 according to the foregoing process and characterized by further comprising the step of forming an insulating region on the semiconductor substrate and under the bending position of the gate electrode.

Also, the present invention provides a process
25 according to the foregoing process and characterized by

5 further comprising the steps of forming a conductive film on the second side of the semiconductor substrate, and electrically connecting the source electrode to the conductive film through the via-hole penetrating the semiconductor substrate.

It is preferable that the source electrode is formed in the rectangular shape.

Further scope of applicability of the present invention will become apparent from the detailed 10 description given hereinafter. However it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and 15 scope of the invention will become apparent to those skilled in the art from this detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention become more fully 20 understood from the detailed description given hereinafter and accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention and wherein,

Fig. 1 is a plan view of a semiconductor device 25 according to the first embodiment of the present invention;

Fig. 2 is an enlarged view of the semiconductor device according to the first embodiment of the present invention;

Fig. 3 is a sectional view taken along line III-5 III in Fig. 2;

Fig. 4 is a plan view of a semiconductor device according to the second embodiment of the present invention;

Fig. 5 is an enlarged view of the semiconductor device according to the second embodiment of the present invention;

Fig. 6 is a plan view of a semiconductor device according to the third embodiment of the present invention;

Fig. 7 is an enlarged view of the semiconductor device according to the third embodiment of the present invention;

Fig. 8 is a plan view of the active region of the semiconductor device according to the third embodiment of the present invention;

Fig. 9 is a sectional view taken along line IX-IX in Fig. 7;

Fig. 10 is a plan view of a semiconductor device according to the fourth embodiment of the present invention;

Fig. 11 is a plan view of a part of the

semiconductor device according to the fourth embodiment of the present invention;

Fig. 12 is a plan view of the active region of the semiconductor device according to the fourth embodiment 5 of the present invention;

Fig. 13 is a plan view of a semiconductor device according to the fifth embodiment of the present invention;

Fig. 14 is a plan view of a part of the semiconductor device according to the fifth embodiment of 10 the present invention;

Fig. 15 is a plan view of the FET unit of the semiconductor device according to the fifth embodiment of the present invention;

Fig. 16 is a sectional view taken along line XVI-15 XVI in Fig. 14;

Fig. 17 is a plan view of a conventional semiconductor device;

Fig. 18 is a sectional view taken along line XVIII-XVIII in Fig. 17;

20 Fig. 19 is a plan view of a conventional semiconductor device; and

Fig. 20 is a sectional view taken along line XX-XX in Fig. 19.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiment 1.

Fig. 1 shows a FET chip (10) which composes a multi-finger simple PHS type FET, i.e., one of discrete type high output FETs. The FET chip (10) is used for a transmission amplifier for mobile communication or the like which is required to have 100 W output in a 1 to 2 GHz frequency range. The current flowing between the source and the drain during operation of the FET chip (10) is about 200 mA/mm per unit width of a gate electrode.

As shown in Fig. 1, the FET chip (10) includes a substantially rectangular substrate (12) which is formed from a semi-insulating gallium arsenide and shows an electrically isotropic feature. One side of the substrate (12) (the top plane in Fig. 1) has an insulating region (14) and an active region (16), both of which are not overlapped on each other.

A plurality of FET units (44) (each unit shown enclosed by the dotted line in Fig. 2) are formed on the active region (16). In the figure, for example, one hundred FET units (44) are formed in parallel.

The FET unit (44) includes a narrow gate electrode (gate finger) (18), a source wire (20) and a drain wire (22), which extend in parallel with each other along the direction Y in Fig. 17, and the source wire (20)

and the drain wire (22) are opposed to each other through the gate electrode (18). In particular, the gate electrodes (18), the source wires (20) and the drain wires (22) of the FET chip (10) according to this embodiment are 5 bent at two positions (46a, 46b), respectively.

The gate electrode (18) is electrically connected to a gate feeder (32) which is arranged along the longer edge of the substrate (12) (the X-axial direction). The gate feeder (32) is electrically connected to a gate pad 10 (24) which is arranged on a portion of the insulating region adjacent to one of the longer edges of the substrate (12). A source pad (26) is arranged between each of adjacent gate pads (24). The source pad (26) and the source wire (20) are electrically connected to each other 15 through an air bridge (20f) which is laid therebetween above the gate feeder (32). On the other hand, the drain wire (22) is electrically connected to a drain pad (28) which is arranged on a portion of the insulating region adjacent to another longer edge portion of the substrate 20 (12).

A via-hole (30) penetrating the substrate (12) is formed in each of the source pads (26), and through this via-hole (30), each source pad (26) is electrically connected to a gold plating layer (42) formed on the other 25 side of the substrate (12) (see Fig. 3).

Fig. 2 is an enlarged view of the FET chip (10) shown in Fig. 1. Fig. 3 is a sectional view taken along line III-III in Fig. 2. The plurality of FET units (44) formed on the active region (16) are described in more 5 detail with reference to Figs. 2 and 3.

As shown in Fig. 3, the plurality of FET units each denoted by numeral 44 are arranged in parallel on the active region (16). The FET unit (44) includes a source electrode (36) and a drain electrode (38) which are opposed 10 to each other through a channel region (40). A source wire (20) and a drain wire (22) are arranged on the source electrode (36) and the drain electrode (38), respectively. On the other hand, a gate electrode (18) is formed on the channel region (40) and along the source electrode (36) and 15 the drain electrode (38).

As shown in Fig. 2, the gate electrode (18) included in the FET unit (44) extends towards the Y-axial direction from the gate feeder (32) to the active region (16), and connects with the air bridge (20f) on the 20 interface between the insulating region (14) and the active region (16). At such a connection, the gate electrode (18) is bent 45° relative to the direction (in the Y-axial direction) in which the air bridge (20f) is formed. The gate electrode (18) on the active region (16) is bent 90° 25 at the first bending position (46a) and bent 90° at the

second bending position (46b). The bending directions of the first position (46a) and the second position (46b) are reversed to each other. The source wire (20) (and the underlying source electrode (36)) and the drain wire (22) 5 (and the underlying drain electrode (38)) are formed in parallel with the bent gate electrode (18), thus bending at the first and second bending positions (46a) and (46b), respectively.

The channel region formed between the source 10 electrode (36) and the drain electrode (38) is also bent at the bending positions (46a) and (46b). In Fig. 2, the channel region on which the gate electrode (18a) is formed is denoted by 40a, 40b and 40c, and the channel region on which the gate electrode (18b) is formed is denoted by 40d, 15 40e and 40f.

In the meantime, the source electrode (36) and the drain electrode (38) are in ohmic contact with the surface of the active region (16). The interval between the source electrode (36) and the gate electrode (38) is, 20 for example, 2.5 μm , and the interval between the drain electrode (38) and the gate electrode (18) is, for example, 3.5 μm .

In the FET chip (10) shown in Fig. 1, the shorter-side of the active region (16) (the side along the Y-axial 25 direction in Fig. 1) is about 900 μm , which is the same as

that in the conventional structure shown in Fig. 17. The bending positions (46a) and (46b) are set every 300 μm in the direction of the shorter side. As mentioned above, the gate electrode (18) is bent 90° at the two bending 5 positions (46a, 46b). Therefore, the width of the gate electrode (18) is $\sqrt{2}$ times larger than the width of the gate electrode (208) of the conventional FET chip. In other words, it is possible to increase the width of the gate $\sqrt{2}$ times larger without a change in the shorter side 10 (about 900 μm) of the active region (16).

This means that, when the width of the bent gate electrode (18) is the same as that of the conventional one, the length of the shorter side of the active region (16) can be reduced to $1/\sqrt{2}$ in comparison with the conventional 15 one. As a result, the FET chip can be constructed with a smaller size without any change in the performance of the FET chip.

The source wire (20) and the drain wire (22) are arranged on the entire lengths of the source electrode (36) 20 and the drain electrode (38), respectively. Since the source electrode (36) and the drain electrode (38) are arranged in parallel with the gate electrode (18), the source wire (20) and the drain wire (22) are also bent 90° at the first and second bending positions (46a) and (46b), 25 accordingly.

As mentioned above, the source pad (26) and the source wire (20) are connected to each other through the air bridge (20f), and the source wire (20) is arranged in parallel with the gate electrode (18). Therefore, the air 5 bridge (20f) and the gate electrode (18) are connected to each other while the gate electrode (18) tilts 45° to the direction in which the air bridge (20f) is formed (in the Y-axial direction in Fig. 1).

Thus, the width of the air bridge (20f) is $\sqrt{2}$ 10 times larger than the width of the source wire (20), and it is possible increase the width of the air bridge (20f) larger than the width of the source wire (20).

In detail, the width of the air bridge (20f) is determined depending upon the flow of current passing 15 through the air bridge (20f) and the thickness of the Au plating layer. Generally, the width of the air bridge (20f) is about 8.5 μm . On the other hand, the width of the source wire (20) is about 6 μm as well as the width of the drain wire (22).

20 Next, a process for manufacturing the FET chip (10) will be described hereinafter. First, the active region (16) is formed on the substrate (12) formed from a semi-insulating gallium arsenide: Si ions are implanted into the substrate (12) to form an n-GaAs region. In this 25 connection, when the active region (16) is composed of a p-

GaAs layer, Mg ions are implanted into the substrate.

Otherwise, an n-GaAs epitaxial layer is formed on the substrate (12), and this layer may be used as the active region (16). In this case, for example, protons 5 (H^+) are implanted into the epitaxial layer to form an insulating region (14), and other region into which protons are not implanted is used as the active region (16). The implantation depth of protons is greater than the thickness of the epitaxial layer, and generally, the implantation 10 depth reaches the substrate (12) under the epitaxial layer.

Next, an AuGe layer (not drawn) is formed on the active region. Subsequently, the AuGe layer is patterned and processed by heat to form an alloy source electrode (36) and an alloy drain electrode (38). An n^+ layer is 15 formed on a region where the source electrode (36) and the drain electrode (38) are in contact with the active layer (16), so as to achieve ohmic contact.

The source electrode (36) and the drain electrode (38) are formed bending 90° at the first and second bending 20 positions (46a) and (46b), and extend in parallel, inclining 45° to the Y-axis shown in Fig. 1.

Next, the gate electrode (18) is formed on the channel region (40) between the source electrode (36) and the drain electrode (38), employing, for example, the lift-off 25 technique. The gate electrode (18) is preferably formed

from Al.

The gate electrode (18) is formed bending 90° at the two bending positions (46a) and (46b), in parallel with the source electrode (36) and the drain electrode (38), and 5 the gate electrode (18) also extends inclining 45° to the axis Y as well as the source electrode (36) and the drain electrode (38).

Next, the source wire (20) excluding the air bridge (20), the drain wire (22), the gate feeder (32), the 10 drain feeder (34), the gate pad (24), the source pad (26) and the drain pad (28) are formed by the plating technique. As shown in Fig. 2, the source wire (20) and the drain wire (22) are formed on the source electrode (36) and the drain electrode (38), respectively. It is preferable to use, for 15 example, Au as the plating material.

Next, the air bridge (20f) for the source wire (20) is formed as follows. A pattern of piers (not drawn) and a pattern of bridge (not drawn) are separately formed by using two resist patterns, and then, subjected to 20 selective plating.

Then, the substrate (12) is thinned and bored from the reverse surface so as to expose the source pad (26). Then, an Au plating layer (42) is formed on the reverse side of the substrate (12), and also, a via-hole 25 (30) is formed therein. Thus, the source pad (26) and the

Au plating layer (42) are connected to each other through the via-hole (30). The FET chip (10) is completed by the above steps.

Next, the operation of the FET chip (10) is
5 described with reference to Figs. 1 to 3. A predetermined voltage is applied across the source pad (26) and the drain pad (28) so as to operate the FET chip (10). As a result, the voltage is also applied across the drain electrode (38) and the source electrode (36) of each of the FET units (44),
10 so that a current flows from the drain electrode (38) to the source electrode (36) through the channel region (40).

The active region (16) is of n-type, and the current referred to herein is electronic current. The electronic current flows between the semi-insulating
15 substrate (12) and a depletion layer (not drawn) under the gate electrode (18), and this deletion layer is formed on the channel region (40) by the Schottky contact. The thickness of the depletion layer varies depending on the voltage applied to the gate electrode (18) and controls the
20 quantity of the current flowing under the deletion layer.

As a result, the drain current is modulated by the gate voltage.

As described above, in the FET chip (10) according to this embodiment, the FET unit (44) takes a
25 bent structure having two bending positions (46a) and (46b).

Therefore, it is possible to decrease the shorter side of the active region (16) so as to reduce the area of the active region (16) without any change in the design rules.

That is, in the FET chip (10) according to this 5 embodiment, the wire width of the air bridge (20f) is so predetermined as to satisfy the allowable current quantity, and thus, is not changed from the conventional structure. Also, the interval between the source electrode (36) and the gate electrode (18) and the interval between the drain 10 electrode (38) and the gate electrode (18) are not changed from those of the conventional FET. Further, the interval between each of the air bridges (20f), which is limited by the production steps, is not changed.

As mentioned above, since each of the FET units 15 (44) takes the bending structure without any change in the design rules, it becomes possible to reduce the length of the shorter side of the active region (16) to $1/\sqrt{2}$ of the conventional one without decreasing the width of the gate electrode (18). Thus, the area of the active region (16) 20 can be reduced despite a slight increase in the length of the longer side of the active region (16).

This is described in more detail. As shown in Fig. 1, the source pads (26) and the gate pads (24) are arranged alternately at the portion of the insulating 25 region adjacent to one of the longer edges of the FET chip

(10). Therefore, generally, in the direction along the longer side of the active region (16) (the X-axial direction), the length of the insulating region on which the source pads (26) and the gate pads (24) are formed is 5 longer than the length of the active region (16) on which the plurality of FET units (44) are formed in parallel.

Therefore, there is very little influence on the length of the longer edge of the FET chip (10) even if the longer side of the active region (16) is slightly increased 10 when the respective FET units (44) have the bending positions (46a, 46b). On the other hand, the length of the shorter edge of the FET chip (10) is reduced by decreasing the shorter side of the active region (16). As a result, the area of the FET chip (10) can be reduced.

15 In addition, because of this structure, it is also possible to increase the width of the gate electrode (18) without changing the area of the FET chip (10).

The reason why the gate electrode (18), etc. are bent 90° in the FET chip (10) is that, generally, the 20 compound semiconductor materials such as gallium arsenide and the like show electrical characteristics isotropic in two directions which intersect orthogonally to each other. Therefore, in the structure having bending angles of 90°, the electrical characteristics of the FET chip (10) do not 25 change because of the bending direction of the gate

electrode (18), etc., so that ununiform operation of the FET chip (10) can be prevented.

As described above, in the FET chip (10) according to this embodiment, the FET unit (44) has the 5 positions (46a, 46b) for bending 90°, and therefore, the length of the shorter side of the active region (16) can be reduced to $1/\sqrt{2}$ of that of the conventional FET chip without a change in the existing design rules. Thus, it becomes possible to reduce the area of the active region 10 (16), and further to diminish the size of the FET chip (10).

Embodiment 2.

Fig. 4 shows a FET chip (50) according to the second embodiment of the present invention which achieves 15 higher performance by improving the FET chips of the first embodiment. In the FET chip (50), there are provided band-like insulating regions (14a) along the longer side (the X-axial direction) of an active region (16) under the bending positions (46a) and (46b) of a FET unit (44). Therefore, 20 concentration of electric fields on the bending positions (46a) and (46b) can be prevented by the insulating regions (14a).

Fig. 4 is a plan view of a multi-finger simple PHS type FET according to the embodiment of the present 25 invention, and Fig. 5 is an enlarged view of the same. As

shown in Figs. 4 and 5, the FET chip (50) has substantially the same structure as that of the FET chip (10) as above, except that, differently from the FET chip (10), the insulating regions (14a) are provided under the bending 5 positions (46a) and (46b).

The insulating regions (14a) are provided under the first bending position (46a) and the second bending position (46b) of the FET unit (44), respectively, extending like bands along the longer side direction of the 10 active region (16) (the X-axial direction). Thus, the concentration of electric fields on the bending positions (46a) and (46b) can be prevented.

The insulating region (14a) has a width of 1 μm and a depth larger than the thickness of the active region 15 (16). The insulating region (14a) can be concurrently formed in the course of forming the insulating region (14). For example, in case where an epitaxial layer of n-GaAs is used for the active region (16), the insulating region (14) is formed by implanting protons (H^+), and simultaneously, 20 the insulating regions (14a) are formed.

Otherwise, in case where the active region (16) is formed by implanting the ions of impurity element into the semi-insulating GaAs substrate (12), the ions of the impurity element are implanted so that the active region 25 (16) is formed with the insulating regions (14a) left

remaining.

In the FET chip (50) having the above structure, the bending positions (46a) and (46b) of the FET are arranged on the insulating regions (14a), so that the 5 bending positions (46a) and (46b) are electrically neutralized to prevent the concentration of electric fields thereon. By doing so, the gate-drain withstanding voltage (V_{gdo}) of the FET unit (44) can be enhanced. Thus, the FET chip can have high output.

10

Embodiment 3.

Fig. 6 is a top plan view of a FET chip (60) having SIV (source island via-hole) structure according to this embodiment, and Fig. 7 is an enlarged view of the same. 15 The FET chip (60) includes a substrate (12) formed from a semi-insulating GaAs. An active region (16) is formed on the substrate (12) as shown in Fig. 8. A plurality of source electrodes (36) are formed like a lattice on the active region (16). The source electrode (36) is formed in 20 the shape of, for example, a $40 \mu\text{m}$ foursquare having a via-hole (30) at its center. The source electrodes (36) are formed inclining 45° to the longer edge (the X-axial direction) of the FET chip (60).

25 Gate pads (24) are formed on a portion of the insulating region adjacent to one of the longer edges of

the substrate (12), and drain pads (28) are formed on a portion of the insulating region adjacent to the other of the longer edges of the substrate (12). The gate pads (24) and the drain pads (28) are arranged opposing to each other 5 through the active region (16).

Fig. 9 is a sectional view taken along line IX-IX in Fig. 7. As shown in Fig. 9, the via-hole (30) formed at the center of the source electrode (36) is composed of a through hole (30b) of 30 μm foursquare and a via-hole 10 connection wire (30a) formed on the surface of the through hole (30b). It is needed for the high output FET of this embodiment to have foursquare through holes (30b) whose one side is at least 30 μm . The via-hole connection wire (30a) is composed of, for example, a Au plating layer, which 15 electrically and heat-conductively connects the source electrode (36) to the Au plating layer (42) formed on the reverse surface of the substrate (12).

One strip-like drain electrode (38) is arranged between each of two source electrodes (36) adjacent to each 20 other. Channel regions (40b) and (40e) are formed between the drain electrode (38) and each of the two source electrodes (36).

A gate electrode (18a) is formed on the channel region (40b), and a gate electrode (18b) is formed on the 25 channel region (40e). By this way, one drain electrode

(38) serves as a common drain electrode for the two gate electrodes (18a, 18b) formed at both sides of the drain electrode (38). In other words, two FET units (44) adjacent to each other share one drain electrode (38).

5 Therefore, in the FET chip (60) of this embodiment, four FET units at the maximum can be formed around one source electrode (36).

This is described more in detail. As shown in Fig. 7, one gate electrode (18a) having first and second 10 bending positions (46a) and (46b) is arranged on the channel regions (40a, 40b) along the two adjoining sides of the source electrode **A** and on the channel region (40c) along the source electrode **B**. The gate electrode (18a) serves as the gate electrode (unit gate electrode) of the 15 FET unit (44) (enclosed by the dotted line). The gate width (unit gate width) of the unit gate electrode is 120 μ m. The gate electrode (18a) is connected to the gate pad (24).

Three drain electrodes (not drawn) which are 20 arranged between the two gate electrodes (18a) and (18b) and in parallel therewith are electrically connected to one another by one drain wire (22) which is formed on the three drain electrodes so as to serve as a unit drain wire. The drain wire (22) is connected to the drain pad (28).

25 The drain wire (22) is closest to the adjacent

drain wire (22) at the bending positions (46a) and (46b). It is needed to arrange two gate electrodes (18a, 18b) between the two drain electrodes (22) adjacent to each other at the bending positions (46a) and (46b).

5 In the FET chip (60), an air bridge (22f) is arranged so as to avoid the drain wire (22) from bending 90° at the bending positions (46a) and (46b) and to increase the distance between the adjacent drain wires (22). Thus, the drain wire (22) can have a steric structure by 10 using the air bridge (22f).

The FET chip (60) shown in Fig. 6 is used in an amplifier having an output of 1 W or so in a frequency range of 10 to 20 GHz, and specifically, it is used for a transmission amplifier for mobile communication or the like.

15 In such a FET chip (60), the width in total (Wgt) of the gate electrodes is about 1.5 mm.

Next, a process for constructing the FET chip (60) according to this embodiment is described. The FET chip (60) to be constructed has a total gate width (Wgt) of 20 about 1.5 mm (including twelve gate electrodes, each having a unit gate width of 120 μ m), and has an output of 0.7 W at a frequency of 10 GHz.

In this process, first, an active region (16) is formed on a substrate (12) formed from a semi-insulating 25 GaAs. The active region (16) may be formed in the same

manner as in the first embodiment by implanting ions into the substrate (12) to form an n-GaAs region; or the active region (16) may be formed by growing an epitaxial n-GaAs layer on the substrate (12) and implanting protons into the 5 substrate. The active region (16) is formed in such a shape as shown in Fig. 8, and an insulating region (14) surrounds the active region (16).

Next, fourteen 40 μm foursquare source electrodes (36) are formed on the active region (16). The source 10 electrodes (36) are formed like a lattice so that their sides of the source electrodes (36) incline 45° to the longer edge of the FET chip (60) (the X-axial direction). In this case, as seen in Fig. 7, a pair of source electrodes (36) in which the corners of the source 15 electrodes (36) are opposed to each other (the pair of source electrodes A and B, C and D or E and F) are so formed as to fit to the adjacent pair of source electrodes (36) (for example, the pair of electrodes C and D relative to the pair of electrodes A and B) as if a convex portion 20 fits in a concave portion. In this case, seven pairs of source electrodes (36) are formed in parallel along the direction of the longer edge of the FET chip (60) (along the X-axial direction). The interval between each of adjacent source electrodes (36) (for example, the 25 electrodes A and C) is 54 μm .

Next, a strip-like drain electrode (38) is formed at the center of the confronting sides of the source electrodes (36) (for example, A and C, or B and D) which are adjacent to each other. The width of the drain 5 electrode is 40 μm . The source electrode (36) and the drain electrode (38) are formed from an ohmic electrode material such as AuGe or the like.

Next, gate electrodes (18a, 18b) are formed between a pair of source electrodes (36) (for example, A 10 and B) whose corners confront to each other and a pair of source electrodes (36) (for example, C and D) which are adjacent to the former pair. The gate electrodes (18a, 18b) sandwich three drain electrodes (38) therebetween, and they are formed along these drain electrodes (38). 15

The length of the gate electrode is determined depending on the features required for the FET to obtain. For example, suppose that the length of the gate electrode is 1 μm , then, the distance between the gate electrode and the source electrode is 2.5 μm , and the distance between 20 the gate electrode and the drain electrode is about 3.5 μm . Alternatively, where T type gate is used, the length of the gate electrode is about 0.1 μm , and the width of a wire layer formed on the T type gate is, for example, about 1 μm .

On the other hand, the gate electrodes (18a, 18b) 25 are formed so that the gate width (unit gate width) thereof

is 120 μm .

Next, the 30 μm foursquare portion at the center of the source electrode (36) is subjected to dry etching to form a hole which reaches the semi-insulating substrate 5 (12) but does not penetrate the substrate (12). Then, an Au plating layer is so formed as to connect the source electrode (36) to the base of the hole, and the substrate (12) is etched from its reverse surface to expose the Au plating layer. Thus, the hole at the center of the source 10 electrode (36) is finished as a through hole (30b), and the Au plating layer is finished as a via-hole connection wire (30a).

Then, a gold plating layer (42) is formed on the reverse surface of the substrate (12) for use as an earth 15 electrode. The above gold plating layer (42) is connected to the source electrode (36) through the via-hole (30).

Next, gate pads (24) and drain pads (28) are formed on the insulating region (14) along the longer edges of the substrate (12) (the edges extending along the X- 20 axial direction), respectively. The gate pads (24) and the drain pads (28) are composed of, for example, an Au plating layer, and they are arranged opposing each other with the active region (16) therebetween.

Next, connection wires are formed between the 25 gate electrodes (18) and the gate pads (24), on the drain

electrodes (38) except for the air bridges, and between the drain electrodes (38) and the drain pads (28), respectively. These connection wires are formed of Au plating layers.

Finally, the adjacent drain electrodes (38) are
5 connected to each other by the air bridge wire (22f). The
air bridge wire (22f) is formed as follows: the pier
portions (not drawn) and the bridge portion (not drawn) are
separately formed, using two resist patterns, and then,
they are subjected to selective plating. Thus, the FET
10 chip (60) is completed by the above steps.

The operation of the FET chip (60) is substantially the same as that of the FET chip (10) according to the first embodiment.

According to the FET chip (60) of this embodiment,
15 the plurality of source electrodes (36) are arranged like a lattice. The source electrodes (36) are each formed in the shape of foursquare, and they are arranged with their sides inclining 45° to the longer edge of the substrate (12). The gate electrodes (18) are formed on the channel regions
20 (40) and along the source electrodes (36). The gate electrodes (18) have two bending positions (46a, 46b) at which the gate electrodes (18) bend 90° but their bending directions are reversed to each other.

Thus, the FET unit (44) has two bending positions
25 at which it bends 90° in the same manner as in the FET chip

(10) of the first embodiment.

By doing so, the interval between the gate pad (24) and the drain pad (28) can be reduced to $1/\sqrt{2}$ of that in the conventional structure, without any change in the 5 design rules of the conventional structure such as the interval between the source electrode (36) and the gate electrode (18) and the interval between the drain electrode (38) and the gate electrode (18). Further, by using the foursquare source electrode (36) as a common source 10 electrode, the FET chip in which the FET units (44) are integrated at high density can be provided.

The source electrode (36) may be formed in the shape of rectangle, however, preferably, it is formed in the shape of foursquare. This is because, by forming the 15 source electrode (36) in the shape of foursquare, the area of the source electrode (36) can be reduced while the area of the via-hole (30) is kept unvaried, so that the size of the FET chip can be reduced.

20 Embodiment 4.

A FET chip according to the fourth embodiment of the present invention can show higher performance than that of the FET chip (60) according to the third embodiment. Insulating regions (14c) are provided under the bending 25 positions (46a, 46b) of a FET unit (44), so that the width

of the channel is shorter than the length of one side of the source electrode (36). Thus, concentration of an electric field on a corner of the source electrode (36) can be prevented.

5 Fig. 10 is a plan view of a multi-finger simple PHS type FET chip according to this embodiment, and Fig. 11 is an enlarged view of the same. As shown in Figs. 10 and 11, the FET chip (70) has substantially the same structure as that of the foregoing chip (60), but has difference in 10 that the insulating regions (14c) are provided under the bending positions (46a, 46b).

As seen in Figs. 10 and 11, the insulating region (14c) is formed in the channel region (40) surrounded by the four corners A of four source electrodes (36) so as to 15 include the lower portions of the corners A. The bending positions (46a, 46b) of the FET unit (44) are formed on such regions.

In this regard, the steps of forming the insulating region (14c) are carried out in the same manner 20 as that of the insulating region (14a) of the second embodiment.

In more detail, the source electrode (36) is formed in the shape of a 40 μm foursquare as seen in Figs. 10, 11 and 12. The insulating region (14c) is formed in 25 the channel region (40) surrounded by the four corners A of

the four source electrodes (36). By forming such an insulating region (14c), either end of the channel region (40) sandwiched by the source electrodes (36) opposing each other is 1 μm shorter in length than one side of the source electrode (36). As a result, the effective width of the channel is 38 μm .

As shown in Fig. 11, the gate electrode (18a) included in the FET unit (44) (enclosed by the dotted line) is formed on the channel regions (40a, 40b and 40c) alongside the source electrodes (36). The gate electrode (18a) is bent 90° at two bending positions (46a, 46b) at which the bending directions are reversed to each other. The gate electrode (18a) is connected at one end to a gate pad (24). The gate electrode (18a) included in the FET unit (44) actually functions only at its portions formed on the channel regions (40a, 40b and 40c). Therefore, the effective width of the gate electrode (18a) is 114 μm (38 $\mu\text{m} \times 3$).

Generally, an electric field tends to concentrate on the corner A of the source electrode (36), so that leak current increases, or withstanding voltage lowers at the corner A. However, it is possible to electrically neutralize the corner A by forming the insulating region (14c) to make the channel width of the channel region (40) shorter than the length of one side of the source electrode

(36). By doing so, an increase in leak current or a decrease in withstanding voltage at the corner A of the source electrode can be prevented. Thus, it becomes possible to provide the FET chip (70) particularly

5 excellent in output performance.

Embodiment 5.

Fig. 13 is a top plan view of a FET chip (80) having a source island via-hole structure (SIV) according to this embodiment, and Fig. 14 is an enlarged view of the same. The FET chip (80) can show higher performance than the foregoing FET chips having SIV structures according to the third and fourth embodiments. The essential structure of the FET chip (80) is the same as those of the FET chips (60) and (70). However, gate-drawing pads (82) are arranged opposing to the corners of the source electrodes (36). The gate-drawing pads (82) are connected to the gate electrodes (18) which are formed on the two-way channel regions adjacent to the corners of the source electrodes. This structure is effective to prevent a decrease in FET features which is arisen when the width of the gate is increased.

20

25

This is described in detail. As shown in Fig. 14, a plurality of source electrodes (36) are formed like a lattice on the active region (16) on the substrate (12) of

the FET chip (80). The arrangement of the plurality of source electrodes (36) on the active region (16) is the same as that of the third and fourth embodiments (see Fig. 8). The source electrodes (36) may be formed in the shape of rectangle, preferably of foursquare. Drain wires (22) are arranged between the opposing source electrodes (36), respectively. Gate electrodes (18a, 18b) are arranged between the source electrodes (36) and the drain wires (22), respectively.

10 The gate electrodes (18a, 18b) are bent at right angles at the bending positions (46a), and they are also connected to the gate-drawing pads (82) which are formed on the active region (16) around the bending positions (46a). In other words, each two gate electrodes (18a, 18b) extend 15 from the gate-drawing pad (82) toward two directions which are perpendicular to each other. It is preferable that the gate-drawing pad (82) is composed of Au plating layer.

The gate electrodes (18a, 18b), the gate-drawing pad (82), the source electrode (36) and the drain wires (22) compose 20 a FET unit (90) (shown by the dotted line in Fig. 14). Fig. 15 is an enlarged view of the FET unit (90). In the FET unit (90) shown in Fig. 15, one side of the source electrode (36) is 40 μm in length. Therefore, the width in total of the gate electrodes (18a, 18b) is 160 μm (40 μm x 25 4). The FET units (90) are arranged as shown in Fig. 13 to

provide a high density FET chip (80).

The gate pad (24) and gate air bridge wires (84) connected to the gate pad (24), and the drain pad (28) and drain air bridge wires (86) connected to the drain pad (28) 5 are arranged on the plurality of FET units (90). The gate air bridge wires (84) and the drain air bridge wires (86) are formed along the direction of the shorter edge of the FET chip (80) (the Y-axial direction), and the gate air bridge wires (84) and the drain air bridge wires (86) are 10 formed alternately in the direction of the longer edge of the FET chip (80) (the X-axial direction).

Fig. 16 is a sectional view taken along line XVI-XVI of Fig. 14. As shown in Fig. 16, the gate air bridge wire (84) is connected to the gate-drawing pad (82) through the connection (84a). On the other hand, the drain air bridge wire (86) is connected to the drain wire (22) through the connection (86a). 15

Next, a process for constructing the FET chip (80) according to this embodiment is described.

20 First, an active region (16) is formed on a substrate (12) formed from a semi-insulating GaAs in the same manner as in the third embodiment. Then, fourteen foursquare source electrodes (36) are formed like a lattice pattern so that the sides of the source electrodes (36) are inclined 25 45° to the longer edge of the substrate (12) (in the X-

axial direction). Then, strip-like drain electrodes (38) are formed between the opposing source electrodes (36), respectively.

Next, gate electrodes (18) are formed between the 5 source electrodes (36) and the drain electrodes (38), respectively. For example, when the length of the gate electrode is 1 μm , the interval between the gate electrode and the source electrode is about 2.5 μm , and the interval between the gate electrode and the drain electrode is about 10 3.5 μm . Otherwise, when a T type gate electrode is used, the length of the gate electrode is, for example, about 0.1 μm , and the width of the wire layer on the gate electrode is about 1 μm .

Next, via-holes (30) and a reverse-side gold 15 plating layer (42) are formed in the same manner as in the third embodiment. Then, gate-drawing pads (82), a gate pad (24) and a drain pad (28) are formed of Au plating layers. Further, drain electrodes (38) and connections (84a, 86a) are formed of Au plating layers.

Finally, the gate-drawing pads (82) and the gate pad (24) are connected to each other through the gate air bridge wires (84), and the drain wires (22) and the drain pad (28) are connected to each other through the drain air bridge wires (86). Thus, the FET chip (80) is completed by 25 the above steps.

Operation of the FET chip (80) according to this embodiment is essentially the same as that of the FET chip (10) of the first embodiment.

As mentioned above, the FET chip (80) according to this embodiment makes it possible to reduce the interval between the gate pad (24) and the drain pad (28) to $1/\sqrt{2}$ of that of the conventional structure without any change in the design rules of the conventional structure such as the interval between the source electrode (36) and the gate electrode (18) and the like, in the same manner as in the FET chips (60) and (70) of the third and fourth embodiments. In addition, all the four sides of the foursquare source electrode (36) can be used as source electrodes. Therefore, it is possible to integrate the FET units at high density, and therefore possible to provide a compact FET chip with a smaller size.

Although the total width of the gate electrodes (16) included in the FET unit (90) is 160 μm as mentioned above, this unit gate width value, 160 μm , does not result from the serial connection of four gate electrodes, but results from the parallel connection of four gate electrodes to the gate-drawing pads (82).

For this reason, the total gate width (W_{gt}) can be increased without an increase in gate resistance of the gate electrodes, so that the high frequency characteristics

of the FET can be improved. In more detail, it becomes possible to prevent a phase shift which occurs when the width of the gate is increased, a shift of converting point of maximal stable power gain/maximal available power gain 5 (MSG/MAG) toward the lower frequency side, which is caused by the above phase shift, and the like.

In addition, by forming an insulating regions (14c) in the same manner as in the fourth embodiment, the corners of the source electrodes (36) can be electrically neutralized, so that an increase in leak current and a 10 decrease in pressure resistance can be prevented.

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:

(a) a semiconductor substrate having a first surface and a second surface;

5 (b) an active region formed on the first surface of the substrate;

(c) a first semiconductor element formed on the active region, including

10 first and second channel regions formed so that the width directions of the channel regions are substantially perpendicular to each other,

15 a first source electrode and a first drain electrode, which are formed adjacent to the first and second channel regions and opposing to each other with the first and second channel regions therebetween, and which are in ohmic contact with the active region, and

20 a first gate electrode which is formed on the first and second channel regions and along the first source electrode and the first drain electrode, and which is bent at least one bending position; and

(d) a second semiconductor element formed on the active region so as to be adjacent to the first semiconductor element, including

25 third and fourth channel regions which are formed adjacent to the first and second channel regions,

respectively, with the first source electrode or the first drain electrode therebetween,

a second source electrode or a second drain electrode which is formed opposing the first drain electrode or the first source electrode through the third and fourth channel regions, and which is in ohmic contact with the surface of the active region, and

5 a second gate electrode which is formed on the third and fourth channel regions and along the second source electrode or the second drain electrode, and which is bent at least one bending position.

10 2. The semiconductor device according to claim 1,

wherein the source electrode and the drain electrode
15 are composed of band-like electrodes, and the bending position of the first gate electrode and the bending position of the second gate electrode are arranged on a straight line substantially in parallel with the longer side of the active region.

20 3. The semiconductor device according to claim 1, further comprising:

a source-drawing wire which is formed on the source electrode and along the source electrode;

25 a source common wire connected to the source-drawing

wire;

a drain-drawing wire which is formed on the drain electrode and along the drain electrode;

a drain common wire connected to the drain-drawing wire; and

a gate common wire connected to the gate electrode, wherein the drain common wire is formed opposing the source common wire and the gate common wire through the active region, and wherein the source-drawing wire is connected to the source common wire through an air bridge across the gate common wire.

4. The semiconductor device according to claim 1, further comprising:

insulating regions formed on the semiconductor substrate and under the bending position of the first gate electrode and the bending position of the second gate electrode.

5. The semiconductor device according to claim 1,

wherein the first source electrode is formed in the rectangular shape, two sides of which are adjacent to the first and second channel regions, respectively, and wherein the source electrode is connected to a conductive film formed on the second surface of the semiconductor substrate,

through a via-hole formed in the source electrode.

6. The semiconductor device according to claim 5, further comprising:

5 insulating regions formed on the semiconductor substrate and under the bending position of the first gate electrode and the bending position of the second gate electrode.

10 7. The semiconductor device according to claim 6, wherein the insulating region is formed so that the width of the first or second channel region is narrower than the width of the source electrode adjacent to the channel region.

15 8. The semiconductor device according to claim 5, wherein the first gate electrode has two bending positions at which the bending directions of the first gate electrode are reversed to each other, and wherein the 20 second gate electrode has such two bending positions that allow the second gate electrode to extend substantially in parallel with the first gate electrode.

25 9. The semiconductor device according to claim 5, wherein the first gate electrode and the second gate

electrode are formed in parallel with each other and are connected to a common pad electrode which is formed on the bending position of the first gate electrode and the bending position of the second gate electrode.

5

10. The semiconductor device according to claim 1,
wherein the semiconductor substrate is made of
electrically isotropic compound.

10 11. The semiconductor device according to claim 1,
wherein the first gate electrode and the second gate
electrode share the first source electrode or the first
drain electrode.

15 12. The semiconductor device according to claim 1,
wherein the first gate electrode is bent in a vertical
direction at the bending position.

13. The semiconductor device according to claim 1,
20 wherein the angle formed by the width direction of the
first gate electrode and the longer side direction of the
active region is substantially 45°.

25 14. A process for manufacturing a semiconductor device,
comprising the steps of:

setting a semiconductor substrate having a first surface and a second surface,

forming an active region on the first surface of the substrate,

5 forming a first channel region and a second channel region on the active region so that the width directions of both channels are substantially perpendicular to each other,

10 forming a gate electrode on the first and second channel regions so that the gate electrode bends at a bending position and extends along the first and second channel regions, and

15 forming a source electrode and a drain electrode substantially in parallel with the gate electrode so that the source electrode and the drain electrode oppose to each other through the first and second channel regions.

15. The process according to claim 14, further comprising the step of:

20 forming an insulating region on the semiconductor substrate and under the bending position of the gate electrode.

16. The process according to claim 14, further comprising the steps of:

25 forming a conductive film on the second surface of the

semiconductor substrate, and

electrically connecting the source electrode to the conductive film through the via-hole penetrating the semiconductor substrate.

5

17. The process according to claim 16,

wherein the source electrode is formed in the shape of a rectangle.

ABSTRACT OF THE DISCLOSURE

An inexpensive and small-sized semiconductor device with high output performance is provided. The 5 semiconductor device comprises a semiconductor substrate; an active region formed on the semiconductor substrate; first and second channel regions formed on the active region so that the directions of the widths of both channel regions are substantially perpendicular to each other; bent 10 gate electrodes formed on the first and second channel regions; and source electrodes and drain electrodes formed with the gate electrodes therebetween, respectively.

Fig. 1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig. 7




Fig. 8




Fig.9




Fig.10




Fig. 11




Fig.12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17 Prior Art




Fig. 18 Prior Art




Fig.19 Prior Art





Fig.20 Prior Art



COMBINED DECLARATION AND POWER OF ATTORNEY

This declaration is of the following type:

original design supplemental
 national stage of PCT
 divisional continuation continuation-in-part

As a below named inventor, I hereby declare that

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first, and sole inventor (*if only one name is listed below*) or an original, first, and joint inventor (*if plural names are listed below*) of the subject matter which is claimed and for which a patent is sought on the invention entitled: Semiconductor Device and Process for Manufacturing the Same

the specification of which:

is attached hereto.
 was filed on _____ as Serial No. _____ and was amended
on _____ (*if applicable*).
 was described and claimed in PCT International Application No. PCT/_____
filed on _____ and as amended pursuant to PCT Article 19 on
_____ (*if any*).

I state that I have reviewed and understand the contents of the specification identified above, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose information that is material to the examination of the application identified above in accordance with 37 CFR §1.56.

I claim foreign priority benefits pursuant to 35 USC §119(a) of any foreign application(s) for patent or inventor's certificate or of any PCT international patent application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent, utility model, design registration, or inventor's certificate or any PCT international patent application(s) designating at least one country other than the United States of America filed by me for the same invention and having a filing date before that of the application(s) from which the benefit of priority is claimed.

PRIOR FOREIGN PATENT, UTILITY MODEL, AND DESIGN REGISTRATION APPLICATIONS, BENEFIT CLAIMED UNDER 35 USC §119(a)					
COUNTRY	PRIOR FOREIGN APPLICATION	DATE OF FILING (day,month,year)	PRIORITY CLAIMED UNDER 35 USC §119(a)		
Japan	P 11-201609	15/07/1999	X	YES	NO
				YES	NO
				YES	NO

I claim the benefit pursuant to 35 USC §119(e) of the following United States provisional patent application(s):

PRIOR U.S. PROVISIONAL PATENT APPLICATIONS, BENEFIT CLAIMED UNDER 35 USC §119(e)	
APPLICATION NO.	DATE OF FILING (day,month,year)

I claim the benefit pursuant to 35 USC §120 of any United States patent application(s) or PCT international patent application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this patent application is not disclosed in the prior patent application(s) in the manner provided by the first paragraph of 35 USC §112, I acknowledge the duty to disclose material information as defined in 37 CFR §1.56 effective between the filing date of the prior patent application(s) and the national or PCT international filing date of this patent application.

PRIOR U.S. PATENT APPLICATIONS OR PCT INTERNATIONAL PATENT APPLICATIONS DESIGNATING THE U.S., BENEFIT CLAIMED UNDER 35 USC §120		
U.S. PATENT APPLICATIONS		Status (check one)
SERIAL NUMBER	U.S. FILING DATE	PATENTED PENDING ABANDONED
1.		
2.		
3.		

PCT APPLICATIONS DESIGNATING THE U.S.			Status (check one)		
PCT APPLICATION NO.	PCT FILING DATE	U.S. SERIAL NOS. ASSIGNED (if any)	PATENTED	PENDING	ABANDONED
4.					
5.					
6.					

As a named inventor, I appoint the following attorneys to prosecute this application and transact all business in the Patent and Trademark Office connected with this patent application.

John M. Belz, Reg. 30,359
Jeffrey A. Wyand, Reg. 29,458
Jeremy M. Jay, Reg. 33,587

Michael H. Tobias, Reg. 32,948
Gregory A. Hunt, Reg. 41,085

Patrick R. Jewik, Reg. 40,456
Joseph S. Ostroff, Reg. 39,321

I further direct that correspondence concerning this application be sent to:

LEYDIG, VOIT & MAYER, LTD.
700 Thirteenth Street, N.W., Suite 300
Washington, D.C. 20005
Telephone (202) 737-6770

I authorize my attorneys to accept and follow instructions from AOYAMA & PARTNERS regarding any matter related to the preparation, examination, grant, and maintenance of the patent application identified above, any continuation, continuation-in-part, or divisional patent application based on the patent application identified above, and any patent issuing from that patent application, until I or my assigns withdraw this authorization in writing.

I declare that all statements made herein of my own knowledge are true, that all statements made on information and belief are believed to be true, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or first inventor: Satoshi SUZUKI

Inventor's signature Satoshi Suzuki

Date July 5, 2000

Country of Citizenship: Japan

Residence: Tokyo, Japan

Post Office Address: c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome
Chiyoda-ku, TOKYO 100-8310 JAPAN

Full name of second joint inventor, if any: Tetsuo KUNII

Inventor's signature Tetsuo Kunii

Date July 5, 2000

Country of Citizenship: Japan

Residence: Tokyo, Japan

Post Office Address: c/o Mitsubishi Denki Kabushiki Kaisha, 2-3, Marunouchi 2-chome,
Chiyoda-ku, TOKYO 100-8310 JAPAN

Full name of third joint inventor, if any:

Inventor's signature _____

Date _____

Country of Citizenship:

Residence:

Post Office Address:

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

SUZUKI et al.

Serial No: None assigned

Filed: July 11, 2000

For: Semiconductor Device And Process
For Manufacturing The Same

ASSOCIATE POWER OF ATTORNEY

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

I, Jeffrey A. Wyand, attorney of record in the referenced patent application, grant an Associate Power of Attorney to XAVIER PILLAI, Registration Number 39,799.

Respectfully submitted,

LEYDIG VOIT & MAYER

Jeffrey A. Wyand
Registration No. 29,458

Suite 300
700 Thirteenth Street, N.W.
Washington, D.C. 20005
Telephone: (202) 737-6770
Facsimile: (202) 737-6776
Date: July 11, 2000
JAW:ddm/400762